3.2 Gbit/s Laser Driver IC for Telecom and Datacom Applications

ICs for Communications



Never stop thinking.

Edition 2001-05

Published by Infineon Technologies AG, St.-Martin-Strasse 53, D-81541 München, Germany © Infineon Technologies AG 2001. All Rights Reserved.

Attention please!

The information herein is given to describe certain components and shall not be considered as warranted characteristics.

Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

Infineon Technologies is an approved CECC manufacturer.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office in Germany or our Infineon Technologies Representatives worldwide.

Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

3.2 Gbit/s Laser Driver IC for Telecom and Datacom Applications

ICs for Communications



Never stop thinking.

Revision History: 2001-05

Previous Version:

Page	Subjects (major changes since last revision)					

For questions on technology, delivery and prices please contact the Infineon Technologies Offices in Germany or the Infineon Technologies Companies and Representatives worldwide: see our webpage at http://www.infineon.com



Table of Contents

Page

1 1.1 1.2 1.3 1.4	Overview . Features . Applications . Technology . General .	2 2 2
2 2.1 2.2 2.3	Electrical Characteristics	5 6 7
2.4 2.4.1 2.4.2	Typical Characteristics of Temperature Compensation (Mode 1) Modulation Current Swing versus R_{MOD} , R_{TC} , Junction Temperature and Supply Voltage / High Current Drive Modulation Current Swing versus R_{MOD} , R_{TC} ,	
2.5 2.6 2.7	Junction Temperature and Supply Voltage / Low Current Drive Principle of Modulation Current Control by Using a Pilot Signal (Mode 2) Data / Clock Input Stage	16 18 19 19
2.8 2.9	Laser and V_{CC} Supervising Circuit	20
3 3.1	Pin Description 2 Pad Layout 2	
4	Application Examples	28



3.2 Gbit/s Laser Driver IC for Telecom and Datacom Applications

FOA2322A

FOA2322A

1 Overview

1.1 Features

- Data rate up to 3.2 Gbit/s
- Supply range from +3.0 V to +5.5 V
- Modulation current adjustable up to 75 mA
- Bias current adjustable up to 80 mA
- Choice between temperature compensation and integrated Two-Loop-Control of bias and modulation current
- Integrated laser supervisor
- Monitor output for optical output power

1.2 Applications

- · Fiber optics telecom and data communication systems
- SDH / SONET, Fiber Channel, Gigabit Ethernet

1.3 Technology

• Bicmos B6HFC

1.4 General

This document defines the ratings and characteristics of a laser driver circuit dedicated for applications within telecom and datacom modules with respect to various transmission standards and laser safety requirements. A block diagram of this circuit is shown in **Figure 1**.

Modulation Control / Modulator / Input Stage

The modulator is capable of driving modulation currents up to 75 mA. There are two modes for adjusting the modulation current:

Mode 1: The modulation current is adjusted by an external resistor (R_{MOD}). The IC has an internal temperature compensation circuit for compensating the temperature characteristic of laser diode slope efficiency. With the external resistor (R_{TC}) the modulation current temperature coefficient is adjustable. The temperature input itself is derived from chip junction temperature.



Overview

Mode 2: The modulation current is controlled by using a low frequency pilot signal. The controller cutoff frequency is adjustable by external capacitor (C_{MOD}). Mode 2 is suitable for data rates 1.25 Gbit/s (depending on laser diode).

There is an option for using data input latch.

Input Signal Monitor

An input signal monitor circuit delivers a logic signal HWA and an internal signal which is used for laser disabling if data input is constantly high or low.

Bias Control / Bias Generator

The bias controller controls the LD optical output power by adjusting the bias current. The controller cutoff frequency is adjustable by external capacitor (C_{BIAS}). A min. cutoff frequency is integrated. The laser bias current will start at < 500 µA after laser enable.

Laser Supervisor / V_{CC} Supervisor

The laser supervisor circuit monitors the laser output power by the means of monitor diode feedback. The voltage generated by monitor diode circuit is compared to a reference. If the input voltage deviates more than ± 2 dB (optical power ± 1 dB) from this reference the laser diode is switched off and a fault indication is generated. The $V_{\rm CC}$ supervisor monitors the circuit power supply and switches off the laser if the $V_{\rm CC}$ level is below the reset threshold. It is keeping the laser output down for the adjusted delay time (power on delay) after $V_{\rm CC}$ has risen above the $V_{\rm CC}$ reset threshold.



Overview




Figure 1 General Circuit Block Diagram

- Number of pins: 42
- IC available as die



2 **Electrical Characteristics**

2.1 Absolute Maximum Ratings

Absolute Maximum Ratings which may not be exceeded to the device without causing permanent damage or degradation. Exposure to these values for extended periods may effect device reliability. If the device is operated beyond the range of Operating Conditions and Characteristics functionality is not guaranteed. All voltages given within this data sheet are referred to V_{EE} if not otherwise mentioned.

Table 1Absolute Maximum Ratings

Parameter	Sym-	Limit	Values	Unit	Condi
	bol	min.	max.		tions
Supply Voltage		-0.3	6	V	_
Output Voltage at O, ON		V _{CC} - 2.6	$V_{\rm CC}$ + 0.3	V	1)
Output Voltage at MPOUT		-0.3	$V_{\rm CC}$ + 0.3	V	1)2)
Output Voltage at Logic Output LF, HWA		-0.3	$V_{\rm CC}$ + 0.3	V	1)
Output Voltage at IBIAS		-0.3	$V_{\rm CC}$ + 0.3	V	1)2)
Input Voltage at Logic Inputs LEN, RST, RSTN, CSELN		-0.3	<i>V</i> _{CC} + 0.3	V	1)
Differential Data Input Voltage $ V_{\rm D} - V_{\rm DN} $		_	2.5	V	-
Differential Data Input Voltage $ V_{CLK} - V_{CLKN} $		-	2.5	V	-
Sink Current at Logic Output LF, HWA		_	5	mA	-
Source Current at LDOFF		-4	-	mA	-
Source Current at RPOUT		-2	-	mA	_
Modulation Current at O, ON (both Outputs)		_	80	mA	_
Bias Current at IBIAS		_	95	mA	_
Modulation Control Sink Current at VMOD (Input Current for Current Mirror 1:10)		_	9.6	mA	_
Bias Control Sink Current at VBIAS (Input Current for Current Mirror 1:25)		_	4.8	mA	_
Modulation Current Adjust Resistor R _{MOD}		800	-	Ω	-



Table 1	Absolute Maximum Ratings	(cont'd)
	Aboolato maximani natinge	

Parameter	Sym-	Limit Values		Unit	Condi-
	bol	min.	max.		tions
Modulation Temperature Coefficient Resistor R_{TC}		50	-	Ω	-
Junction Temperature		-40	125	°C	-
Storage Temperature		-55	150	°C	_
Relative Humidity (non-condensing)		_	95	%	-
Electrostatic Discharge Voltage Capability		_	1	kV	-

¹⁾ Maximum voltage is 6 V.

²⁾ For applications with V_{CC} + 5 V (please refer to Figure 13).

Note: Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

2.2 General Operating Conditions

Under the below defined operating conditions all specified characteristics will be met unless otherwise noted.

Table 2General Operating Conditions

Parameter	Sym-	Limit Values		Unit	Condi-
	bol	min.	max.		tions

Environmental

Junction Temperature	-40	125	°C	1)
	-40	110		2)
Relative Humidity (non-condensing)	_	95	%	_

Supply Voltage

$V_{\rm CC}$ Range 3 5.5 V 39

¹⁾ For modulation current $I_{OH} \le 50$ mA

²⁾ For modulation current 50 mA < $I_{OH} \le$ 75 mA

³⁾ Valid for V_{CCA} and V_{CCD} ; $V_{\text{CCA}} \ge V_{\text{CCD}}$



2.3 Characteristics and Operating Conditions

Table 3 Characteristics and Operating Conditions

SP	P Parameter Sym-		Limit Values			Unit	Condi-
	bol	min.	typ.	max.		tion	

Modulator / Modulation Control

1	Data Transmission Rate	DR	0	-	2.5	Gbit/s	1)
2	Supply Current	I _{CC}	_	30	63	mA	2)3)
3	Modulation Current High at O/ON	I _{OH} - I _{OL}				mA	4)5)
	for V_{CC} = 3.3 V for V_{CC} = 5 V	01	5 5	_ _	65 75		
4	Modulation Current Low at O/ON	I _{OL}	0	_	2	mA	⁶⁾ Offset
5	Modulation Current at Laser Shut Down	I _{OSD}	0	_	200	μA	7)
6	O, ON Output Voltage Range	V _O , V _{ON}				V	8)
	for $V_{\rm CC}$ = 3.3 V		V _{CC} - 1.65 V	_	V _{CC}		
	for $V_{\rm CC}$ = 5 V		V _{CC} - 2.0 V	_	V _{CC}		
7	Modulation Current Adjust Resistor Range (MOD-Resistor)	R _{MOD}	800	_	Open Input	Ω	9)10)
8	Modulation Temperature Coefficient Resistor Range	R _{TC}	50	_	Open Input	Ω	9)11)

Serial Data/Clock Input

9	Data Input Voltage High	V_{IHD}	_	_	V _{CCD}	V	_
10	Data Input Voltage Low for $V_{CCD} = 3.3 V$ for $V_{CCD} = 5 V$	V _{ILD}	1.0 2.2	1 1		V	-
11	Data Input Voltage Swing	$ V_{D}$ - $V_{DN} $	250	-	1600	mV	_
12	Clock Input Voltage High	VIHCLK	_	_	V _{CCD} - 0.65	V	_



Table 3Characteristics and Operating Conditions (cont'd)

SP	Parameter	Sym-		Limit Value	es Unit		Condi-
		bol	min.	typ.	max.		tion
13	Clock Input Voltage Low for $V_{CCD} = 3.3 \text{ V}$ for $V_{CCD} = 5 \text{ V}$	VILCLK	1.0 2			V	-
14	Clock Input Voltage Swing	$ V_{CLK} - V_{CLKN} $	250	_	1100	mV	-
15	Bias Voltage at D/DN	V _{BBD}	-	V _{CCD} - 1.0	-	V	12)
16	Bias Voltage at CLK/CLKN	V _{BBC}	-	V _{CCD} - 1.3	-	V	12)
17	Differential Data/Clock Input Termination	R _{IN}	80	100	120	Ω	12)13)
19	Input Capacitance D/DN/CLK/CLKN	C _{IN}	-	-	0.6	pF	-
20	Setup Time (Data/Clock)	t _{SETUP}	-	20	-	ps	-
21	Hold Time (Data/Clock)	t _{HOLD}	-	20	-	ps	-
22	Eye Opening at 2.5 Gbit/s (w. Latch)	t _{EO}	-	360	_	ps	_

Input Signal Monitor (ISM)

23	Internal ISM cutoff frequency	fism	165	238	372	kHz	14)
24	Cutoff frequency of ISM with external C _{ISM}	<i>f</i> ism	(6.1 μ s + 84 k Ω × C_{ISM}) ⁻¹	(4.2 μs + 70 kΩ × C _{ISM}) ⁻¹	(2.7 μ s + 56 k Ω × C_{ISM}) ⁻¹		14)15)
25	Internal ILM cutoff frequency	film	-	160	-	kHz	14)
26	Cutoff frequency of ILM with external $C_{ILM} = 1nF$	f _{ILM}	-	73	-	kHz	14)15)
27	Duty Cycle for laser enable		25	-	75	%	-
28	Duty Cycle for laser disable		0	-	5	%	Input Iow
29	Duty Cycle for laser disable		95	-	100	%	Input high



Table 3 Characteristics and Operating Conditions (cont'd)

SP	Parameter	Sym-	Limit Values			Unit	Condi-
		bol	min.	typ.	max.		tion

Laser Power Control

30	Bias Current	I _{IBIASmax}	0	-	80	mA	_
31	Start Bias Current	I _{IBIASmin}	-	-	500	μA	_
32	Bias Current at Laser Shut Down	I _{IBIASSD}	_	-	500	μA	_
33	Output Voltage Range IBIAS	V _{IBIAS}	0.5	-	V _{CC}	V	_
34	Power Monitor Current	I _{MPOUT}	0	V _{MD} R _{POUT}	1	mA	16)
35	Output Voltage Range MPOUT	V _{MPOUT}	V _{RPOUT} + 0.5	-	V _{CC}	V	_
36	Resistor Range RPOUT	R _{POUT}	2.4	-	Open Input	kΩ	_
37	Output Voltage Range RPOUT	V _{RPOUT}	0	V _{MD}	V _{CC} - 1.2	V	_
38	Internal cutoff frequency of bias controller	f _{BIAS}	23	37	62	kHz	17)
39	Cutoff frequency of bias controller with external $C_{\rm BIAS}$	f _{bias}	(44 μs + 306 kΩ × C _{BIAS}) ⁻¹	(27 μs + 204 kΩ × C _{BIAS}) ⁻¹	(16 μs + 131 kΩ × C _{BIAS}) ⁻¹		15)17)
40	Conversion gain of bias generator	G _{BIAS}	_	100	_	mA/V	_

Laser Supervising Circuit

41	MD Failure Voltage High		_	V _{MDnom} + 1.5 dB	V _{MDnom} + 2 dB		18)
42	MD Failure Voltage Low		V _{MDnom} - 2 dB	V _{MDnom} - 1.55 dB	_		18)
43	MD Range without Failure Recognition		V _{MDnom} - 1.2 dB	-	V _{MDnom} + 1.2 dB	V	19)
44	Internal Failure Recognition Time	t _{FDEL}	38	60	86	μs	17)20)
45	Additional Failure Recognition Time by external C _{FDEL}	t _{FDEL}	C _{FDEL} × 0.7 μs/pF	C _{FDEL} × 1.0 μs/pF	C _{FDEL} × 1.3 μs/pF		15)17)20)



Table 3Characteristics and Operating Conditions (cont'd)

SP	Parameter	Sym-		Limit Value	es	Unit	Condi-
		bol	min.	typ.	max.		tion
46	Shut Off Time after LF transition or Laser Disable	t _{LDdis}	0	_	3	μs	21)
47	V _{CC} Reset Threshold for Laser Enable/Disable		2.5	2.75	2.99	V	22)
48	Internal Power On Delay	t _{PDEL}	213	333	480	μs	23)
49	Additional Power On Delay by external C _{OSC}	t _{PDEL}	$64 imes C_{OSC}$ × 138 kΩ	$64 imes C_{OSC} imes 173 \text{ k}\Omega$	$\begin{array}{c} 64 \times C_{OSC} \\ \times 208 \ \mathbf{k}\Omega \end{array}$		15)23)
50	LDOFF low Output Current		1.5	_	4	mA	sink current
51	LDOFF high Output Current		-	_	2	μA	sink current
52	LDOFF high Output Voltage		V _{CC} - 0.1	_	_	V	_
53	LDOFF low Output Voltage		V _{CC} - 2.0	-	V _{CC} - 1.2	V	without external load

Reference Voltage

54	MD Reference Value	V _{MDR}	1.12	_	1.32	V	24)
55	V _{MDR} Drift over Temperature Range	$\left \Delta V_{\mathrm{MDR}} \right \ V_{\mathrm{MDR}} angle$	_	_	5	%	-
56	V _{MDR} Drift over Supply Voltage Range 3 V 5.5 V	$\left \Delta V_{\rm MDR} \right \ V_{\rm MDR} ight $	_	-	10	%	-
57	V _{MDR} Drift over Temperature Range at Supply Voltage Range 3 V 3.6 V	$\left \Delta V_{\mathrm{MDR}} \right $ $\left V_{\mathrm{MDR}} \right $	-	_	5	%	_
58	V _{MDR} Drift over Temperature Range at Supply Voltage Range 4.7 V 5.3 V	$\left \Delta V_{\mathrm{MDR}}/V_{\mathrm{MDR}} ight $	-	_	5	%	-



Table 3 Characteristics and Operating Conditions (cont'd)

SP	Parameter Sym-		Limit Values			Unit	Condi-
		bol	min.	typ.	max.		tion

Logic Inputs RSTN, RST, LEN

59	Input Voltage High	VIHLOGIC	2.0	_	V _{CC}	V	25)
60	Input Voltage Low	VILLOGIC	0	-	0.8	V	25)
61	Input Current High	I _{IHLOGIC}	-	-	5	μA	_
62	Input Current Low	I _{ILLOGIC}	-5	_	_	μA	_

Logic Inputs CSELN

63	Input Voltage High for disabling data input latch (nonclocked mode) or let CSELN open	VIHLOGIC	2.2	-	V _{CC}	V	_
64	Input Voltage Low for enabling data input latch (clocked mode)	V _{ILLOGIC}	0	_	0.8	V	-
65	Internal Pull-Up-Resistor	R _{CSELN}	8	10	12	kΩ	_

Logic Outputs LF, HWA

66	Output Voltage Low	VOLLOGIC	_	_	0.4	V	_
67	Output Current High (Leakage Current)	I _{OHLOGIC}	-	_	100	μA	open collector
68	Output Current Low	I _{OLLOGIC}	2	-	-	mA	sink current

Modulation Control (Mode 2)

69	Mode 1 select	V_{MODE}	V _{CC} - 0.8	_	V _{CC}	V	_
70	Mode 2 select	V_{MODE}	0	_	0.8	V	_
71	Internal pilot frequency	∫pilot	7.7	12	17.3	kHz	-
72	Pilot frequency with external C_{OSC}	<i>f</i> pilot	(130 μs + 16 × C _{OSC} × 208 kΩ) ⁻¹	(83 μs + 16 × C _{OSC} × 173 kΩ) ⁻¹	(58 μs + 16 × C _{OSC} × 138 kΩ) ⁻¹		15)
73	Effective pilot current amplitude on modulation current high level (default)	am _{PILOT}	_	3.5	-	%	26)



SP	Parameter	Sym- bol	Limit Values			Unit	Condi-
			min.	typ.	max.		tion
74	Pilot current amplitude on bias current (default)	ab _{PILOT}	-	5.05	-	%	26)
75	Cutoff frequency of modulation controller with external C_{MOD}	fmod	$(306 \text{ k}\Omega \times C_{\text{MOD}})^{-1}$	$(204 \text{ k}\Omega \times C_{\text{MOD}})^{-1}$	$(131 \text{ k}\Omega \times C_{\text{MOD}})^{-1}$		15)17)

Table 3Characteristics and Operating Conditions (cont'd)

¹⁾ Measured into 25 Ω .

²⁾ The bias-, modulation-, the LF-, HWA- and MPOUT- output currents are not included.

- ³⁾ The typical supply current is defined for driving a laser with about 20 mA bias current and about 20 mA modulation current and a IC junction temperature of about 50 °C and a V_{CC} of 5 V. The maximum supply current is defined for driving the upper limits of bias current and modulation current with worst case junction temperature and with a V_{CC} of 5.5 V ($V_{CC} = V_{CCA} = V_{CCD}$).
- ⁴⁾ This describes the AC modulation current (the DC component is the overall offset current). AC modulation current is drawn by O at V_D > V_{DN}, it is drawn by ON at V_D < V_{DN}. I_{OH} refers to drawn modulation current (AC + DC). I_{OL} refers to an inactive current output (DC current only).
- ⁵⁾ See **Table 2** for operating conditions junction temperature.
- ⁶⁾ Inactive current output (see also ⁴⁾).
- ⁷⁾ Modulation current when the laser diode is disabled.
- ⁸⁾ Valid for V_{CC} = V_{CCA} = V_{CCD} = 5 V. It is possible to increase the output voltage range for the V_{CC} range of 5 V ± 0.5 V of about 0.85 V by using the Pad V_{CCD2} instead of V_{CCD} (see Figure 14). The specified limits for data and clock inputs are valid for V_{CCD}.
- ⁹⁾ Adjustment of programmable parameter by resistor value within this range (see Chapter 2.4).
- ¹⁰⁾ Adjusting the modulation current by R_{MOD} notice that the decreasing of R_{MOD} will increase the modulation current. R_{MOD} in combination with R_{TC} has to be adjusted that the modulation current is smaller than 50 mA or 75 mA respectively over specified temperature range. If R_{MOD} -Pad is not connected (open input) there will be no modulation current at the output O/ON.
- ¹¹⁾ Modulation current adaptation within junction temperature range. Low junction temperature represents a low additional modulation current. High junction temperature represents a high additional modulation current. If R_{TC} -Pad is not connected there will be no noteworthy modulation current adaptation.
- ¹²⁾ Data/clock inputs are internally connected to V_{BBD}/V_{BBC} by resistor R_1/R_2 with a differential termination by R_{IN} . See data input stage description (see **Figure 9**).
- ¹³⁾ The resistance is guaranteed for junction temperature 25 °C.



- ¹⁴⁾ If data input duty cycle falls below lower limit or exceeds upper limit the laser will be disabled by ISM circuit. On the other hand, the laser will be enabled whenever the data input duty cycle goes back to the allowed range. Data input duty cycle refers to the quotient given by number of ones divided by number of zeros within serial data stream. The ISM-circuit evaluates the mean value of the duty cycle (integrator). The cutoff frequency of ISM $f_{\rm ISM}$ is defined for data pattern 1010 In case of data frequency is to small the ISM circuit will disable the laser because of long High- or Low-series. The ISM-circuit can be deactivated by a 25 kΩ resistor from CISM to $V_{\rm EE}$. The ILM-circuit additionally is used for ac-coupled data inputs. It works as a peak detector. The laser will be disabled if data are set to a static state. The cutoff frequency of ILM fILM is defined for data pattern 1010 (Specified value is for data input voltage swing of 400 mV). The ILM-circuit can be deactivated by a short from CILM to $V_{\rm CC}$.
- ¹⁵⁾ A capacitor within this range programs the time (or frequency).
- ¹⁶⁾ Open collector output for pulling up a resistor to monitor the current.
- ¹⁷⁾ Difference and temperature drift of passive IC component parameters match to passive IC component parameters in other circuit parts.
- ¹⁸⁾ The supervisor circuit will detect a failure condition if MD voltage exceeds $V_{\text{MDnom}} \pm 2 \text{ dB}$ range. V_{MDnom} is given by nominal voltage level at MD which is set by V_{MDR} . The deviation is calculated with $20 \log(V_{\text{MD}}/V_{\text{MDnom}})$. The deviation of optical power is calculated with $10 \log(V_{\text{MD}}/V_{\text{MDnom}})$.
- ¹⁹⁾ The supervisor circuit will detect no failure condition if MD input voltage ranges from V_{MDnom} 1.2 dB to V_{MDnom} + 1.2 dB. V_{MDnom} is given by nominal voltage level at MD which is set by V_{MDR} . The deviation is calculated with 20lg($V_{\text{MD}}/V_{\text{MDnom}}$). The deviation of optical power is calculated with 10lg($V_{\text{MD}}/V_{\text{MDnom}}$).
- ²⁰⁾ A failure condition will be reported by LF = H if this condition lasts for t_{FDEL} . Minimal capacitor on CFDEL has to be chosen that the failure recognition time is longer than the setting time of the bias controller.
- ²¹⁾ Time between LF high (or LEN high) and LDOFF high.
- $^{22)}$ At supply voltages below V_{CC} threshold the laser diode bias and modulation current will be held disabled and LDOFF will be held high. Above the laser diode will be enabled after the Power On Delay.
- ²³⁾ The Power On Delay is the Reset time after V_{CC} voltage has risen above the V_{CC} reset threshold. During the Power On Delay the Laser diode bias and modulation current will be held disabled and LDOFF will be held high.
- ²⁴⁾ Temperature and voltage drift are included.
- ²⁵⁾ The minimal enable pulse width time for RST = L or RSTN = H or LEN = L has to be longer then t_{FDEL} .
- ²⁶⁾ Out of am_{PILOT} and ab_{PILOT} a factor K = ab_{PILOT}/am_{PILOT} can be defined, which is an important factor for the pilot control (for definition of am_{PILOT} and ab_{PILOT} see Figure 8). For most laser diodes the optimum value of K is 1.44 (default value). If K is set close to factor 2 the modulation current and jitter may increase. If K is set close to factor 1 the modulation current may decrease. In both cases a malfunction of laser control is possible. A resistor between V_{CC} and RMRIP can be used for decreasing am_{PILOT}. Further a resistor between V_{CC} and RBRIP can be used for decreasing ab_{PILOT}. So the factor K can be adjusted. For default factor K let RBRIP and RMRIP connected to V_{CC} (= V_{CCA}).



2.4 Typical Characteristics of Temperature Compensation (Mode 1)

2.4.1 Modulation Current Swing versus *R*_{MOD}, *R*_{TC}, Junction Temperature and Supply Voltage / High Current Drive




Figure 2 $F = I_{100 \circ C}/I_{0 \circ C}$ versus R_{TC} , Parameter R_{MOD} , V_{CC}




Figure 3 I_0 versus T_j, Parameter R_{MOD} , R_{TC} (V_{CC} = 3.3 V)



Electrical Characteristics




Figure 4 I_0 versus T_j, Parameter R_{MOD} , R_{TC} (V_{CC} = 5.0 V)



2.4.2 Modulation Current Swing versus *R*_{MOD}, *R*_{TC}, Junction Temperature and Supply Voltage / Low Current Drive




Figure 5 $F = I_{100 \circ C}/I_{0 \circ C}$ versus R_{TC} , Parameter R_{MOD} , V_{CC}




Figure 6 I_0 versus T_j , Parameter R_{MOD} , R_{TC} (V_{CC} = 3.3 V)



Electrical Characteristics





Figure 7 I_0 versus T_j, Parameter R_{MOD} , R_{TC} (V_{CC} = 5.0 V)



2.5 Principle of Modulation Current Control by Using a Pilot Signal (Mode 2)

The DC-part of the monitor current controls the bias current. The difference of the optical low frequency AC-part Δ Ppp is used for the modulation current control. Δ Ppp is measured over the monitor current. The aim of the control is to settle Δ Ppp to Zero. (That means a part of the pilot current amplitude on bias current is modulated below laser current threshold. Therefore please take into account the laser characteristics, e.g. switch-on delay, for higher data rates.) Mode 2 can only be used for DC-coupled laser diodes.









Electrical Characteristics

2.6 Data / Clock Input Stage

Data and clock inputs are terminated with 100 Ω and are connected to a V_{BB} reference by resistors R_1/R_2 . (V_{BB} for Clock input is V_{BBC} , V_{BB} for Data input is V_{BBD} .) This easily provides the input reference voltage at AC coupling. A schematic of the input stage is shown below:





2.7 Timing of Clock and Data




Figure 10 Timing of Clock and Data



2.8 Laser and V_{CC} Supervising Circuit

If there is a laser fault (optical power deviates ± 1 dB) this signal is stored and indicated by LF (logic high). The fault indication (LF) can be reset with low level at RSTN or with high level at RST or with power down ($V_{CC} < V_{CC}$ Reset Threshold) only. After power up, LF will always be cleared. Disabling the laser by LEN does not influence a previous fault indication by LF. The laser fault generation can be switched off by connecting CFDEL to V_{CC} . During RSTN is logic low or RST is logic high the circuit is in Reset state.

In case of changing RST = H or RSTN = L after laser fault recognition LF = H (after t_{FDEL}) there is an additional delay time implemented which has the same value as the Power On Delay.

If the supply voltage is lower than the V_{CC} reset threshold the indicator Hardware Alarm (HWA) is still at the low level and the circuit is in Reset state.

During Power On Delay the circuit is in Reset state too. The Power On Delay is defined as the delay after V_{CC} voltage has risen above the V_{CC} reset threshold. This time can be adjusted by an external capacitor at COSC (Mode 1). The Reset N-Output of the MAX 809S Power Supervisor IC can be connected to RSTN to use the reset function of the MAX 809S.

The laser control by RST and RSTN is fully redundant. This means only an AND combination of RST = 0 / RSTN = 1 can switch the laser on. The OR combination of RST = 1 / RSTN = 0 switches the laser off (see Table 4 for clarification).

RST	LEN	RSTN		$V_{\rm CC}$ < Reset Threshold $V_{\rm CC}$		Modulation Enable ¹⁾	Bias Enable ¹⁾	LF (high active)
Х	1	Х	0	X	1	0	0	0
1	Х	Х	Х	х	1	0	0	0
Х	Х	0	Х	X	1	0	0	0
Х	Х	х	Х	yes	1	0	0	0
0	0	1	1	no ²⁾	1 ³⁾	0	0	1 ³⁾
0	0	1	0	no ²⁾	0 ⁴⁾	1	1	0

 Table 4
 Laser Diode Currents Enable / Disable Signals

¹⁾ Internal signal

²⁾ After Power On Delay

³⁾ After t_{FDEL}

⁴⁾ Sink current enabled = Low

Table 4 shows the static states of these signals. Dynamic changes or delays due to external delay capacitors are not shown.



Bias current is disabled by setting Bias Enable low, modulation current is disabled by setting Modulation Enable low.

LEN do not effect LF. This means LF can not be reset by LEN.


2.9 Input Signal Monitoring and Hardware Alarm (Consideration in absence of Laser Fault)

Table 5Function of ISM Circuit and Hardware Alarm Indicator (HWA)

Data Level (after delay of ISM)	V _{CC} < Reset Threshold of V _{CC} /Circuit in Reset state	ISM Laser Enable ¹⁾	LDOFF	HWA (low active)	Modulation Enable ¹⁾	Bias Enable ¹⁾
Constant High	No	0	1	0	0	0
Constant Low	No	0	1	0	0	0
Constant High	Yes	0	1	0	0	0
Constant Low	Yes	0	1	0	0	0
Duty Cycle ok	Yes	1	1	0	0	0
Duty Cycle ok	No	1	0 ²⁾	1	1	1

¹⁾ Internal signal

²⁾ Sink current enabled = Low





Pin Description

3 Pin Description

Table 6	Pin Definitions and Functions
---------	-------------------------------

Signal Name	Function	Explanation
D / DN	Differential Input	Differential data input. D corresponds to O and DN to ON current output. With a high level at D and a low level at DN modulation current is drawn by O and ON is inactive. With a low level at D and a high level at DN modulation current is drawn by ON and O is inactive. Both inputs are prebiased to internal $V_{\rm BBD}$. The input termination is 100 Ω .
CLK / CLKN	Differential Input	Differential clock input for input data latch. The input termination is 100 Ω .
CSELN	Logic Input	A low level at CSELN enables the data input latch (clocked mode), a high level or an open input disables the data input latch (nonclocked mode). It has an internal pull-up-resistor of about 10 k Ω .
O / ON	Differential Current Output	These output signals drive the modulation current switched by D / DN data inputs.
CMOD	Control	The modulation controller characteristic can be set to an i-controller with an external capacitor at CMOD to V_{EE} and the time constants are adjustable in mode 2. Let open if mode 1 is used.
VMOD	Output	Base of the output current mirror 1:10. For normal application it can be leave open if not used.
CISM	Control	With an external capacitor at CISM to $V_{\rm CC}$ the delay time for detection of a bad duty cycle data input situation can be increased. If the input signal monitor is not used CISM has to be pulled down by 25 k Ω resistor to $V_{\rm EE}$.
CILM	Control	With an external capacitor at CILM to $V_{\rm CC}$ the delay time for detection of static data input situation can be increased. If the peak detector is not used CILM has to short to $V_{\rm CC}$.
HWA	Logic Output	HWA is an open collector output (indicator output). A low level is generated whenever a bad duty cycle data input situation is detected by the input signal monitor circuit or if the supply voltage is lower than the $V_{\rm CC}$ reset. Let open if not used.



Pin Description

Signal Name	Function	Explanation
IBIAS	Bias Output	A sink current drawn by IBIAS determines the laser diode bias current.
CBIAS	Control	The bias controller characteristic is set to an i-controller. The cutoff frequency can be decreased by an external capacitor at CBIAS to $V_{\rm EE}$.
MPOUT	Monitor Output	MPOUT is an open collector output for pulling up a resistor to monitor the deviation of the optical power over the monitor diode current. Let open if not used.
RPOUT	Control	A resistor between RPOUT and V_{EE} can adjust the relation of optical power measured over the monitor diode current to output current at MPOUT. Let open if the monitoring of the optical power is not used.
VBIAS	Bias Output	This output can be connected to the base of an external bias current NPN transistor. It can be leave open if not used. It is dedicated for applications which can not use the internal bias transistor. Base of the output current mirror 1:25.
MD	D Monitor Diode This is the controller feedback input. The this input represents the monitor diode by this the laser output power. The bias be controlled to an equal level of V _{MD} a	
LDOFF	Laser Shut Down Output	Whenever the laser diode is disabled LDOFF will deliver a high voltage level closed to $V_{\rm CC}$. If the laser diode is enabled there is a sink current to drive the base of an external pnp transistor to support a laser diode supply shut down. If not used this output can be leave open without Laser Driver performance restrictions. There is an internal pull up resistor between LDOFF and $V_{\rm CCA}$ of 10k.
RSTN	Logic Input	Low active reset input. This input resets the LF indication if present. Further the laser diode is held within shut down mode if this signal is at low level. For constant laser diode enable this signal can be tied to $V_{\rm CC}$.

Table 6Pin Definitions and Functions (cont'd)



Pin Description

Table 6Pin Definitions and Functions (cont'd)

Signal Name	Function	Explanation
RST	Logic Input	High active reset input. This input resets the LF indication if present. Further the laser diode is held within shut down mode if this signal is at low level. For constant laser diode enable this signal can be tied to V_{EE} .
LEN	Logic Input	A low level at LEN enables the laser diode, a high level disables the laser diode. For constant enable this input can be tied to $V_{\rm EE}$.
LF	Logic Output	Fault Indicator. A high level is generated whenever a fault situation is detected by the supervisor circuit. Fault situations are laser power failures indicated by MD input voltage deviation from $V_{\rm MDnom}$. Let open if not used.
CFDEL	Control	With an external capacitor at CFDEL to V_{EE} the laser fault detection delay time can be increased. This means if a constant fault condition is present a laser fault indication will be generated and the laser will be shut down after this delay time. The laser safety circuit can be switched off if CFDEL is connected to V_{CC} .
COSC	Control	With an external capacitor at COSC to V_{EE} the piloton frequency can be decreased (mode 2). COSC determines the power on delay.
MODE	Logic Input	A high level at MODE sets the modulation control circuit to mode 1 (using temperature compensation circuit). A low level at MODE sets the modulation control circuit to mode 2 (using modulation control by pilot signal).
RMOD	Control	An external resistor at RMOD to V_{EE} sets the modulation current level (in mode 1). Let open if mode 2 is used.
RTC	Control	An external resistor at RTC to V_{EE} sets the modulation current temperature coefficient. The temperature information is derived from chip junction temperature (in mode 1). Let open if mode 2 is used.



Pin Description

Table 6Pin Definitions and Functions (cont'd)

Signal Name	Function	Explanation		
RBRIP	Control	The pilot current amplitude on bias current (mode 2) can be decreased by connecting a resistor between RBRIP and V_{CC} . For default values do connect to V_{CC} . It has no influence if using mode 1. Let open if mode 1 is used.		
RMRIP	Control	The pilot current amplitude on modulation current high level (mode 2) can be decreased by connecting a resistor between RMRIP and V_{CC} . For default values do connect to V_{CC} . It has no influence if using mode 1. Let open if mode 1 is used.		
START	-	Do not connect.		
MX	_	Do not connect.		
V _{CCA}	Power Supply	Positive power supply for analog circuit part.		
V _{CCD}	Power Supply	Positive power supply for digital circuit part.		
V _{CCD2} Power Supply		Positive power supply for digital circuit part with an additional serial diode to increase the modulation output voltage range of about 0.85 V for $V_{\rm CC}$ range of 5 V \pm 0.5 V. Let open if it is not used.		
V _{EE1}	Power Supply Negative power supply, only connected to output current mirror stage of bias generation normally GND.			
V _{EE2}	Power Supply	Negative power supply, only connected to the output stage, normally GND.		
V _{EE}	Power Supply	Negative power supply of the rest of circuit, normally GND.		



Pin Description

3.1 Pad Layout





Figure 11

The pad center x/y positions are given in **Table 7** (related to the chip origin 0/0 excl. Seal ring):





Pin Description

	iuui	oontonio					
Bottom:	1-12	Right:	13-21	Тор:	33-22	Left:	42-34
x / μm	y / μm	x / μm	y / μm	x / µm	y / μm	x / μm	y / μm
271	137	1777	267	271	1498	141	267
396	137	1777	391	396	1498	141	391
521	137	1777	516	521	1498	141	516
646	137	1777	693	646	1498	141	693
771	137	1777	818	771	1498	141	818
896	137	1777	943	896	1498	141	943
1021	137	1777	1119	1021	1498	141	1119
1146	137	1777	1244	1146	1498	141	1244
1271	137	1777	1369	1271	1498	141	1369
1396	137	-	_	1396	1498	_	_
1521	137	-	-	1521	1498	-	_
1646	137	-	_	1646	1498	_	_

Table 7 Pad Positions

- Die size: 1.92 mm \times 1.64 mm (excl. seal ring)

– Chip thickness: 300 μ m

- Frame grid: 2.024 mm \times 1.75 mm
- Bondpad window: 80 $\mu m \times$ 80 μm
- Bondpad material: Aluminium
- Substrate: V_{EE}



Application Examples






Figure 12 Application Example A: Using Mode 1



Application Examples




Figure 13Application Example B: Power Supply with +5 V ... 0 V (GND) ... -5 VUsing Mode 2



Application Examples




Figure 14 Application Example C: Using V_{CCD2} for increasing the Modulation Output Voltage Range for the V_{CC} Range of 5 V ± 0.5 V (here mode 1)



Application Examples




Figure 15Application Example D: Several Kinds for Connecting Laser Diode
(1300 nm-FP-laser, 5 Ω);

Resistor values are proposed values. They depend on used laser diodes, currents and mechanical and PCB design.



Application Examples




Figure 16Application Example D: Several Kinds for Connecting Laser Diode
(1300 nm-FP-laser, 5 Ω) (cont'd);

Infineon goes for Business Excellence

"Business excellence means intelligent approaches and clearly defined processes, which are both constantly under review and ultimately lead to good operating results.

Better operating results and business excellence mean less idleness and wastefulness for all of us, more professional success, more accurate information, a better overview and, thereby, less frustration and more satisfaction."

Dr. Ulrich Schumacher

http://www.infineon.com